

Foxconn Precision Co. Inc.

G31M09 Schematic

Fab.A
Data: 2008/5/29


Page Index

















01. Index Page	25. ICH7 -1
02. Topology	26. ICH7 -2
03. Rest Map	27. ICH7 -3
04. Clock Distribution	28. REAR USB
05. Power Delivery Map	29. TPM
06. Power Sequence	30. PCIE1X
07. BLANK	31. PCI Slot
08. CK505 ClockGen	32. LAN-RTL8101E/RTL8111C
09. Power / MISC Connectors	33. AUDIO 662
10. Voltage Regulator Down 11	34. AUDIO PORT
11. OUTPUT CAP	35. Super I/O ITE8718F/GX
12. 1D25V 1D5V FSB	36. Keyboard / Mouse / Fan
13. STR1D8V 3D3_DUAL	37. Serial / Parallel
14. LGA775 -1	38. FRONT USB
15. LGA775 -2	39. changlist
16. Broadwater -GMCH -1	
17. Broadwater -GMCH -2	
18. Broadwater -GMCH -3	
19. DDR2 Channel A Termination	
20. DDR2 Channel A DIMM1, 2	
21. DDR2 Channel B Termination	
22. DDR2 Channel B DIMM1, 2	
23. PCI Express x16 Gfx Slot	
24. VGA Connector	





FOXCONN PCEG

Title Index Page			
Size C	Document Number G31M09	Rev A	
Date Tuesday, November 18, 2008	Sheet 1	of 30	












S5->S0




S0->S5



S0->S3



S3->S0




FOXCONN PCEG

Title			Power Sequence
Size	Document Number	Rev	
C	G31M09	A	
Date	Tuesday, November 18, 2008	Sheet	8 of 30

EMC motify list


1. USB header 2 5V_sys gnd USB




2. C81 R48 net "N86473717" bypass Net "N86473694" bypass

ADD C548 C551


3. Net "5v_sb" Q14




4. R184 1D25v_Mch



5. C94 C91 C135 0.1uF 0603



6. Rn20 5V_sys gnd net "ck_33m_tpin"



FOXCONN[®]

FOXCONN PCEG

Title

BLANK

Size
A

Document Number

G31M09

Rev
A

Date:


Tuesday, November 18, 2008

Sheet

7


of


39



Changelist-----10/12 by power
change R381 1.2Kohm to 1.6Kohm
change R411 402Kohm to 120Kohm
change R245 30Kohm to 43Kohm
change R246 3.3Kohm to 6.2Kohm

Changelist-----11/05 by power
change R181 43K to 39K
change R176 6.2K to 9.1K





















FOXCONN®

FOXCONN PCEG

Title			
OUTPUT CAP			
Size	Document Number		Rev
Custom	G31M09		A
Date:	Thursday, November 20, 2008	Sheet	11 of 39










FOXCONN PCEG


File: BearLake-GMCH-3
Doc: G31M09
Date: Tuesday, November 16, 2009
Page: 18 of 39



<<M_ODT_A[1..0] 17,20
 <<M_SCKE_A[1..0] 17,20
 <<M_BS_A[2..0] 17,20
 <<M_MAA_A[14..0] 17,20



Channel A VTT_0.9V high-frequency decoupling caps.
Place as close to termination resistors as possible





Channel A VTT_0.9V Mid Range decoupling caps.
Placed in termination Island


FOXCONN®

FOXCONN PCEG




Title		
DDR2 Channel A Termination		
Size	Document Number	Rev
Custom	G31M09	A
Date:	Tuesday, November 18, 2008	Sheet 19 of 39




Channel B VTT_0.9V Mid Range decoupling caps.
Placed in termination Island








Channel B VTT_0.9V high-frequency decoupling caps.
Place as close to termination resistors as possible





RGB routing


1. from GMCH to the first 150 ohm resistor: 7.5 mils(min. 6 mils spacing)
2. from the first 150 ohm res. to the second 150 ohm resistor: 4 mils
3. from the second 150 ohm resistor to connector: 4 mils
4. spacing minimum 6 mils, 30 mils spacing is recommended
5. R,G,B should be length matched to 700 mils, max. length is 8400 mils
6. R,G,B signals should be ground referenced









FOXCONN®	
FOXCONN PCEG	
Title	
Index Page	
Size	Document Number
C	G31M09
Date	Revision
Tuesday, November 16, 2009	A
Sheet	24 of 30




SIO PNE change to GPIO8







Clear CMOS

CLR_CMOS	CMOS
Clear	(1-2)
Normal	(2-3) Default






Rear Dual USB Connector













FOXCONN PCEG

Title			
REAR USB			
Size	Document Number	Rev	
Custom	G31M09	A	
Date:	Tuesday, November 18, 2008	Sheet	28 of 39

TPM HEADER




Need check?



FOXCONN®

FOXCONN PCEG


Title			
FWH			
Size	Document Number		Rev
Custom	G31M09		A
Date:	Tuesday, November 18, 2008	Sheet	29 of 39






FOXCONN®





FOXCONN PCEG


Title		
PCI Express x1 Slot		
Size	Document Number	Rev
Custom	G31M09	A
Date:	Tuesday, November 18, 2008	Sheet 30 of 39






All of JD resistors should be placed as close as possible to Codec.






System Temperature Monitor



CPU Temperature Monitor






Update by ITE Gary 0202



Voltage Monitor


Del CP21 Reserved R359 Steven Sun Update 2007.03.28




Power On Strapping Options

Symbol	value	Description
JP1 Pin 121	Flashseg1_EN	0 Flash I/F Address Segment 1 (FFF9_0000h-FFFF_FFFFh, 000E_0000h-000F_FFFFh) is enabled
JP2 Pin 122	VIDO_EN	1 Disable VID output pins
JP3 Pin 124	CHIP_SEL	1 Use for chip 1 when two IT8718F exit in the same system. Chip is selected in conjunction with "Global Configuration Register - Index 22, bit 7"
JP4 Pin 1	BUF_SEL	0 Use for chip 0 when two IT8718F exit in the same system. Chip is selected in conjunction with "Global Configuration Register - Index 22, bit 7"
JP5:JP7 Pin 2 & 46	FAN_CTL_SEL	11 The default value of EC Index 15h / 16h / 17h is 00h
JP6 Pin 5	VID_ISEL	10 The default value of EC Index 15h / 16h / 17h is 20h
JP7 Pin 46	WDT_EN	01 The default value of EC Index 15h / 16h / 17h is 40h
		00 The default value of EC Index 15h / 16h / 17h is 60h
		1 The threshold voltage of VID is 2.0 / 0.8V
		0 The threshold voltage of VID is 0.8 / 0.4V
		1 Disable WDT to reset PWROK
		0 Enable WDT to reset PWROK

COM A




UB



IT8718F-S/GX-L





Printer



FOXCONN PCEG

Title	Super IO ITE8712F/X
Size	Document Number
C	G31M09
Date	Tuesday, November 18, 2008
Sheet	35 of 39



PRT PORT

070708

- 1. Reserved R136 ,dummy R132.
- 2. Change L29 to 10 Ohm resistor.
- 3. Change LAN reset share with PCIE reset, and LAN reset used as PCI reset.

071608

- 1. Change R319 from 27 Ohm to 26.7 Ohm.

071608

- 1. Reserver R218,R248,R270 .
- 2. Change LAN pin36 from VDD33 to 3D3V_SYS.

073008

- 1. CK505, Delete RN19,add R540,R541,R542,R543.

080108

- 1. Reserved C558,C559,C549,C550 for EMI, reserved C548,C81,C82,C83,C551 390 pF MLCC For Gbit LAN connector.

080208

- 1. Change C11 from Y5V to X5R.

080268

- 1. audio colay VT1708B
- 2. CK505 48M_CLK change to R544,R545,R546
- 3. CK505 SMBUS copper
- 4. CK505 R73,R71 Dummy
- 5. EC12,EC48,EC64,EC22 Reserved

090168

- EMC I/O Solution
- 1. C110,C108,C149 from 4.7uF change to 10 uF
 - 2. C133,C115,C151,C136,C123,C131,C113,C128 from 0.01 uF change to 0.1 uF
 - 3. R545,R546 from 33 ohm change to 43 ohm